

UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu


ckhsu@utexas.edu

Feb 17, 2017




Adjustment on CLK Gen














1st stage SAR logic




| Area | 51um*47um |
|------|-----------|






2nd stage SAR Logic










CLK_GEN




Area 39um*13um





Amplifier(not finished)







Schedule



Now~2/28 | March

1st Sar Logic
2nd Sar Logic
CLK_GEN
Comparator
Amplifier
Bootstrap SW
DAC

Whole Chip routing & post-sim
















UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu


ckhsu@utexas.edu

Jan 27, 2017



High Level review







TEXAS The University of Texas at Austin ADC AND OPAMP Review




| This ADC | Specification | OPAMP | Specification |
|-------------------|---------------------|----------------|---------------|
| Supply Voltage | 1.2 V | Supply Voltage | 1.2 V |
| Technology | TSMC 65LP | Technology | TSMC 65LP |
| Sampling Rate | 40MS/s | DC Gain | 87 dB |
| ENOB | 11.66 bit | GBW | 2.1 GHz |
| Power | 4mW (no Ref Buffer) | Phase Margin | 80 degree |
| Input capacitance | 2pF single ended | Power | 1.8 mW |



schedule






| | Now~2/26 | 2/26~3/26 | 3/26~4/26 |
|--------------|--------------------|-----------------------|------------|
| Layout | Stage1 OPAMP | Stage 2 Clk buffer | Whole Chip |
| verification | presim(ADC) Stage1 | stage2 with stage1 | Whole Chip |



Clock Buffer



• In this ADC, three kinds of clock are used.








Clock Buffer



Frequency Divider














Frequency Divider





















Bonding wire simulation




Bond Wire Model



For Reference Voltage







Tapeout date?



| Gustaff | John | Estimated Chip Back |
|-------------|-------------|------------------------|
| | February 01 | |
| February 15 | | |
| | February 22 | |
| | April 05 | |
| | April 26 | July 12 |
| May 25 | May 25 | August 16 |




















UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu

ckhsu@utexas.edu


Dec 20, 2016



Switching back



Digital Sequence : 100




Remember that e equals to e1+e2+e3




Switching back(cont.)



B5 controls SW9, SW8... SW5 if without switching back.








Simulation Result



With Reverse switching


Without Reverse switching













Comparator Under Test







Opamp offset canceled out by auto-zero technique.



$$\sum Q(\varphi_1) = \left[V_i(n) - V_{os}\right]C_1 - V_{os}C_2 \qquad (1)$$

$$\sum Q(\varphi_2) = -V_{os}C_1 + \left[V_o(n) - V_{os}\right]C_2 \quad (2)$$

$$H(z) = \frac{V_o(z)}{V_i(z)} = \frac{C_1}{C_2}$$



OPAMP Corner



• Most of corners meet our requirement.

| Parameter | C0_0 | C0_1 | C0_ | _2 C0_3 | 3 C0_4 | 4 C | 0_5 | C0_6 | C0_7 | C0_27 | C0_28 | C0_29 | C0_30 | C0_31 | C0_32 | C0_33 | C0_34 | C0_35 |
|-------------|--------|-------|--------|-----------|-----------|--------|----------|--------|----------|---------|---------|--------|-----------|--------|-----------|-----------|--------|---------|
| Model Group | П | П | Π | | Π | | П | П | \sqcap | FS | FS | FS | FS | FS | FS | FS | FS | FS |
| VDD | 1.08 | 1.08 | 1.08 | | 1.2 | | 1.2 | 1.32 | 1.32 | 1.08 | 1.08 | 1.08 | 1.2 | 1.2 | 1.2 | 1.32 | 1.32 | 1.32 |
| temperature | -20 | 27 | 80 | -20 | 27 | ľ | 80 | -20 | 27 | 20 | 27 | 80 | -20 | 27 | 80 | -20 | 27 | 80 |
| i | | | | | | | | | | 1.08 | | | | | | | | ļ |
| | | | | | | | | | | Paramet | er: VDD | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| Output | C0_0 | C0_1 | C0_ | 2 CO_3 | 3 CO_4 | 4 C | 0_5 | C0_6 | C0_7 | C0_27 | C0_28 | C0_29 | C0_30 | C0_31 | C0_32 | C0_33 | C0_34 | C0_35 |
| | | | | | | | | | | | | | | | | | _ | |
| gbw | 3.291G | 2.83G | 2.425 | 5G 3.4080 | G 3.015 | G 2.6 | 643G : | 3.53G | 3.151G | 3.12G | 2.769G | 2.274G | 3.427G | 2.921G | 2.5G | 3.501G | 3.055G | 2.658G |
| gain | 81.96 | 81.32 | 75.74 | 4 90.93 | 3 88 | 82 | 2.83 | 93.39 | 88.32 | 33.79 | 81.93 | 72.95 | 88.2 | 85.28 | 79.84 | 90.86 | 85.73 | 81.03 |
| | | | | | | | | | | | • 1 | , | | | 1 2.12 | •• | | • 1 |
| Parameter | C0_18 | C0_19 | C0_20 | C0_21 | 00_22 (| C0_23 | C0_24 | C0_25 | C0_26 | C0_36 | C0_37 | C0_38 | C0_39 | C0_40 | C0_41 | C0_42 | C0_43 | C0_44 |
| Model Group | SS SS | SS | SS SS | SS | SS . | SS S | SS | SS SS | SS | SF | SF | SF | SF | SF | SF | SF | SF | SF |
| VDD | 1.08 | 1.08 | 1.08 | 1.2 | 1.2 | 1.2 | 1.32 | 1.32 | 1.32 | 1.08 | 1.08 | 1.08 | 1.2 | 1.2 | 1.2 | 1.32 | 1.32 | 1.32 |
| | -20 | 27 | 80 | -20 | 27 | 80 | -20 | 27 | 80 | -20 | 27 | 80 | | 27 | 1.2 80 | | | |
| temperature | | | | | | | | | | -20 | 21 | 00 | -20 | 21 | 00 | -20 | 27 | 80 |
| <u> </u> | | | | | l | | | | | | | | | | | ı | | |
| i I | | | | | | | | | | | | | | | | i | | |
| Outrod | C0_18 | C0_19 | C0_20 | C0_21 | 00_22 0 | C0_23 | C0_24 | C0_25 | C0_26 | | 20.07 | | 1 00 00 1 | 20.40 | | 1 00 40 1 | 20.40 | 00 44 |
| Output | | | | | | | | | | C0_36 | C0_37 | C0_38 | C0_39 | C0_40 | C0_41 | C0_42 | C0_43 | CO_44 |
| | 3.084G | | 2.329G | 3.055G (| | 2.604G | 3.213G | 3.147G | | 0.001.0 | 2.004.0 | 0.5330 | 0.04.00 | 2 0000 | 2.7006 | 0.0440 | 2.240 | 2.000.0 |
| gbw | 33.75 | 81.55 | 76.65 | 53.99 | | 85.98 | 61.82 | 92.34 | 86.83 | 2.901G | 2.904G | 2.577G | 3.016G | 3.098G | 2.763G | | 3.24G | 2.899G |
| gain | | 1 | L | | J | | | | | 36.44 | 79.3 | 76.38 | 32.43 | 88.03 | 84.2 | 64.74 | 89.4 | 84.92 |
| Parameter | C0_9 | C0_10 | C0_1 | 1 C0_12 | 2 C0_1 | 3 C0 | 0_14 0 | C0_15 | C0_16 | C0_17 | | | | | | | | |
| Model Group | FF | FF | FF | FF | FF | F | FF | FF | FF | FF | | | | | | | | |

1.32

80

| | C0_9 | C0_10 | C0_11 | C0_12 | C0_13 | C0_14 | C0_15 | C0_16 | C0_17 |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| Output | | | | | | | | | |
| | 3.226G | 2.835G | 2.482G | 3.395G | 3.026G | 2.675G | 3.535G | 3.175G | 2.823G |
| gbw | 83.5 | 79.3 | 70.98 | 88.59 | 83.34 | 77.66 | 88.83 | 84.09 | 78.85 |
| nain | | | | | | | | | |

1.2

-20

1.08

80

1.08

27

-20

temperature

1.2

27

1.2

1.32

-20

1.32



OPAMP Corner



- N_Aux_Amp: N mos input folded cascade
- P_Aux_Amp: P mos input folded cascode






OPAMP Corner



• P_Aux_Amp: P mos input folded cascode





Amplifier Corner simulation



| C0_0 | C0_1 | C0_2 | C0_3 | C0_4 | C0_5 | C0_6 | C0_7 | C0_8 |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| \sqcap | \sqcap | \sqcap | \top | \sqcap | \top | \top | \top | \top |
| 1.08 | 1.08 | 1.08 | 1.2 | 1.2 | 1.2 | 1.32 | 1.32 | 1.32 |
| -20 | 27 | 80 | -20 | 27 | 80 | -20 | 27 | 80 |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| C0_0 | C0_1 | C0_2 | C0_3 | C0_4 | C0_5 | C0_6 | C0_7 | C0_8 |
| C0_0 | C0_1 | C0_2 | C0_3 | C0_4 | C0_5 | C0_6 | C0_7 | C0_8 |
| C0_0 2.363G | C0_1 2.227G | C0_2 2.121G | C0_3 3.167G | C0_4 2.897G | C0_5 2.625G | C0_6 3.698G | C0_7 3.424G | C0_8 3.139G |
| | | | | | | | | |

| C0_3 C0_10 C0 | _11 CU_12 CU_13 | C0_14 C0_15 | C0_16 C0_17 |
|-------------------|---------------------|-------------|-------------|
| FF FF F | F FF FF | FF FF | FF FF |
| 1.08 1.08 1. | .08 1.2 1.2 | 1.2 1.32 | 1.32 1.32 |
| -20 27 8 | 30 -20 27 | 80 -20 | 27 80 |

| C0_9 | C0_10 | C0_11 | C0_12 | C0_13 | C0_14 | C0_15 | C0_16 | C0_17 |
|--------|--------|-------|--------|--------|--------|--------|--------|--------|
| 2.584G | 2.313G | 2.19G | 3.405G | 3.129G | 2.858G | 3.894G | 3.622G | 3.344G |
| | 80.91 | | | | | | | |

| C0_18 | C0_19 | C0_20 | C0_21 | C0_22 | C0_23 | C0_24 | C0_25 | C0_26 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| SS |
| 1.08 | 1.08 | 1.08 | 1.2 | 1.2 | 1.2 | 1.32 | 1.32 | 1.32 |
| -20 | 27 | 80 | -20 | 27 | 80 | -20 | 27 | 80 |

| C0_18 | C0_19 | C0_20 | C0_21 | C0_22 | C0_23 | C0_24 | C0_25 | C0_26 |
|--------|-------|--------|--------|--------|--------|--------|--------|--------|
| | | | | | | | | |
| | | | | | | | | |
| 2.193G | 2.11G | 2.012G | 2.888G | 2.618G | 2.347G | 3.479G | 3.201G | 2.914G |
| 88.69 | 85.82 | 76.65 | 90.89 | 89.36 | 83.82 | 91.96 | 90.39 | 85.01 |
| 00.00 | 00.02 | , 0.00 | 00.00 | 00.00 | 00.02 | 01.00 | 00.00 | 00.01 |

| C0_36 | C0_37 | C0_38 | C0_39 | C0_40 | C0_41 | C0_42 | C0_43 | C0_44 |
|-----------------|-------|-------|-----------------|-------|-------|-----------------|-------|-------|
| SF | SF | SF | SF | SF | SF | SF | SF | SF |
| 1.08 | 1.08 | 1.08 | 1.2 | 1.2 | 1.2 | 1.32 | 1.32 | 1.32 |
| -20 | 27 | 80 | -20 | 27 | 80 | -20 | 27 | 80 |
| | | | | | | | | |
| | | | | | | | | |
| C0_36 | C0_37 | C0_38 | C0_39 | C0_40 | C0_41 | C0_42 | C0_43 | C0_44 |
| C0_36 2.589G | C0_37 | C0_38 | C0_39 3.296G | C0_40 | C0_41 | C0_42 3.785G | C0_43 | C0_44 |

| C0_27 | C0_28 | C0_29 | C0_30 | C0_31 | C0_32 | C0_33 | C0_34 | C0_35 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| FS |
| 1.08 | 1.08 | 1.08 | 1.2 | 1.2 | 1.2 | 1.32 | 1.32 | 1.32 |
| -20 | 27 | 80 | -20 | 27 | 80 | -20 | 27 | 80 |

| C0_27 | C0_28 | C0_29 | C0_30 | C0_31 | C0_32 | C0_33 | C0_34 | C0_35 |
|--------|--------|--------|--------|-------|-------|-------|--------|--------|
| 2.053G | 2.022G | 1.955G | 2.972G | 2.71G | 2.45G | 3.6G | 3.321G | 3.047G |
| 81.32 | 80.76 | 74.1 | 87.78 | 86.88 | 83.62 | 89.97 | 88.65 | 84.98 |

45 corner was tested.

Temperature:{-20,27,80}


• MOS :{TT,SS,FF,SF,FS}

• VDD :0.9VDD,VDD,1.1VDD



The University of Texas a Austr, 27, 1.2V with transient noise EXPERIMENT

| | Power Consumption | | |
|----------------------|-------------------------|--|--|
| VDD | 1.2V | | |
| Sample Rates | 40MS/s | | |
| SNDR | 72.46dB = 11.74 bits | | |
| Power Consumption | 3mW | | |





Future Work



- Corner simulation of whole 12-b ADC
- 12-b Pipeline SAR ADC simulation together with bonding wire.
- DAC Array layout.




















UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu

ckhsu@utexas.edu

Nov 22, 2016




Outline




- Capacitor Linearity Enhancement
- Implementation Progress
- Future work

TEXAS acitor Matching Enhancement ATLAS


Reversed Switching, RS, [1] JSSCC'15



• Digital Sequence: 100



• Digital Sequence: 100




Voltage @ Top plate

w RS: Vin

wo RS: Vin

Digital Sequence : 100




Voltage @ Top plate


w RS: Vin-((16c+e)/(32c+e))*vref

wo RS: Vin-((16c+e)/(32c+e))*vref

Digital Sequence : 100




Digital Sequence : 100




Remember that e equals to e1+e2+e3

Unit capacitor of 200fF in 1st stage.



Unit capacitor of 20fF in 1st stage.






Implementation Progress



First stage has been built(without RS).




| | Power Consumption |
|----------------------------|-------------------|
| OPAMP | 1.8mW |
| 1 st Comparator | 60uW |
| 1 st SAR Logic | 20uW |
| Bootstrap Switch | 6uW |



Implementation Progress



Feed the residue of amplifier and digital code into Matlab.



Frequency (Hz)



Future Work



- Implement the RS technique into the first stage.
- Doing more simulation on first stage before next meeting, such as corner simulation and noise simulation.



Reference



1. J.-H. Tsai et al., "A 0.003 mm2 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS with digital error correction and correlated-reversed switching," IEEE J. Solid-State Circuits, vol. 50, no. 6, pp. 1382–1398, Jun. 2015.
















Backup



If the digitized code is 111, the following switching will not switch back.






Backup




Performing more bits RS will alleviate this dilemma.

Assuming 111 has been resolved and the following sequence will be 00, 01, 10, 11. Except for 11111, the other sequence will have at least one switching back.









UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu


ckhsu@utexas.edu

Nov 4, 2016



What about 8x inter-stage gain 🧗





Open-Loop Gain can be reduced from 78dB to 72dB.


Unit-Gain Bandwidth can be reduced from 1.27GHz to 635MHz.

Due to reduced swing, maybe we can just use telescopic with gain boosting(One-stage which means low power).



OPAMP






| Specification |
|----------------|
| 1.2 V |
| TSMC 65LP 1P6M |
| 80dB |
| 750uA |
| 100uA |
| 100uA |
| 200uA |
| 80 degree |
| 2.1GHz |
| |

- According to [1], the frequency response of this opamp has to be carefully designed to ensure stability and to avoid pole-zero doublet, causing slow settling.
- $\beta \omega_{main,ta} < \omega_{aux,ta} < \omega_{main,2n pole}$




Step Response






Error = $250m-249.96m = 0.04m < (0.5)/2^9$





Linearity Test









Comparator & SAR Logic



- [2] ISSCC' 15
- Low noise single phase dynamic latched comparator



- [3] VLSI'11
- Direct switching







Progress



Things have been done:



Future Plan(in the near 1 to 2 weeks):





Some 12-b Prior Arts



| | [4] ESSCIRC'16 | [2] ISSCC'15 | |
|-------------------|-----------------------|------------------|--|
| Architecture | Noise Shaping SAR ADC | Pipeline SAR ADC | |
| Technology | 130 nm | 65 nm | |
| DAC Calibration | No | No | |
| Total capacitance | 2.1 pF | 2.048 pF | |
| SNDR | 74 dB | 70.9 dB | |
| SFDR | 95 dB | 84.6 dB | |




Reference



- 1. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS Op Amp for SC circuits with 90-dB dc gain," *IEEE J. Solid-State Circuits*, vol. 25, pp.1379–1384, Dec. 1990.
- 2. Y. Lim and M. P. Flynn, "A 1 mW 71.5 dB SNDR 50 MS/S 13b fully differential ring-amplifier-based SAR-assisted pipeline ADC," *in Proc. IEEE ISSCC. Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- 3. J.-H. Tsai, Y.-J. Chen, M.-H. Shen and P.-C. Huang, "A 1-V, 8b, 40MS/s, 113μW Charge-Recycling SAR ADC with a 14μW Asynchronous Controller," *Symp. on VLSI Circuits*, pp. 264-265, June 2011.
- 4. Wenjuan Guo, and Nan Sun , "A 12b-ENOB 61 μ W noise-shaping SAR ADC with a passive integrator ," **ESSCIRC**, pp. 405-408, Oct. 2016.







UT-Austin ADC Design ATLAS LAr Calorimeter at HL-LHC

Chen-Kai Hsu

ckhsu@utexas.edu

October 7, 2016



Chen-Kai Hsu




- Education
 - M.S., National Taiwan Univ., 2015
 - B.S., National Chung Cheng Univ., 2012.
- First year PhD student at UT Austin.
- My research interests include high-performance data converters, sensor interface, and mixed-signal circuits
- Process experience:
 - CMOS 0.18um / 90nm / 40nm.
- Some Research experience:
 - Low-power high-speed Pipeline ADC in 90-nm technology.
 - Low-power SAR ADC in a 0.18-um technology for smart badge.
- Publication:
 - <u>Chen-Kai Hsu</u> and Tai-Cheng Lee, "A Single-Channel 10-b 400-MS/s 8.7-mW
 Pipeline ADC in a 90-nm Technology." *IEEE Asian Solid-State Circuits Conf. Dig. Tech. Papers*, pp. 233-236, Xiamen, China, Nov. 2015.



Architectural Level Plan




The ADC is a 5 + 8 bit two-step structure with 1 bit inter stage redundancy to generate a 12-bit output.





Top Level Consideration







Top Level Consideration



Open-loop gain consideration:

By charge conservation, the output of a residue amplifier can be derived as:

$$V_{RES} \approx \frac{32C_1}{C_F} (VIN - \frac{1}{32} (16B_1 + 8B_2 + \dots + B_5) V_{REF}) (1 - \text{Error})$$

Where Error = $\frac{32C_1 + C_P + C_F}{AC_F}$

Therefore, in order to provide **16x** close-loop gain, we need a **78dB** open-loop gain amplifier to satisfy 8-b accuracy(1/2LSB).

Bandwidth consideration:

Assuming amplifier is a single pole system, we have:

$$V_{RES} = V_{STEP}(1 - e^{-t/\tau}) \qquad \tau = \frac{1}{\omega_{3dB}}$$

At least, 1.27GHz unit-gain bandwidth is needed.



Top Level Consideration



Assuming 2 stage Miller compensated OTA:

Phase Margin =
$$90^{\circ}$$
 - $\arctan(\frac{g_{m_1}/C_C}{g_{m_2}/C_L})$;

$$g_m = \frac{I_{tail}}{V_{overdrive}}$$

For Phase Margin at least greater than 65 degree,

- $I_{\text{stage2}} = I_{\text{stage1}} \Leftrightarrow C_{\text{C}} = 2.2C_{\text{L}} (V_{\text{eff}} \text{ are the same at each stage})$
- $C_L = 260 \text{ fF} (\text{decided by monte carlo simulation}). \ \Box C_C = 572 \text{ fF}$
- $g_m = 2 * pi * 1.27 GHz * C_c = 4.5 mS$
- So, $I_{\text{stage2}} = I_{\text{stage1}} = 0.45 \text{mA} \text{ (assume } V_{\text{overdrive}} = 0.1 \text{ V)}$



Estimated Power



| Power estimaton of this work | | |
|------------------------------|-----------|--|
| Total | > 3.6 mW | |
| Amplifier | > 1.08 mW | |
| Ref. buffer | 2 mW | |
| others | 0.9 mW | |

^{*}others include
1.digital circuit
2.bootstrap switch
3.clock buffer

| | This work | (1) VLSI 2010 | |
|--------------------|--------------|---------------|--|
| Architecture | Pipeline SAR | Pipeline SAR | |
| Calibration | No | No | |
| Technology | TSMC 65 nm | 65 nm | |
| Resolution | 12 bits | 12 bits | |
| Supply Voltage | 1.2 V | 1.3 V | |
| Sampling Frequency | 40 MHz | 50 MHz | |
| ENOB | > 11.2 bits | 10.7 bits | |
| Power | > 3.6mW | *3.5mW | |
| Input Range(diff.) | 2 Vp-p | 2 Vp-p | |

^{*} Power excluding reference buffer



Specification Review



| | Specification | Confidence | |
|--------------------|---------------|----------------|--|
| Technology | TSMC 65 nm | oK | |
| Supply Voltage | 1.2 V | ок | |
| Sampling Frequency | 40 MHz | OK | |
| ENOB | 11.2 bits | a little tough | |
| Power | < 20 mW | OK | |
| Input Range | 2 Vp-p | OK | |



Schedule



Expected Timeline before tapeout

| Oct. '16 | Nov. '16 | Dec. '16 | Jan. '17 | Feb. '17 to Apr. '17 |
|---------------------|------------------|------------------|----------------------------|----------------------------------|
| Amplifier Design | Stage1 Design | Stage2 Design | Whole chip Optimization | Layout and post-simulation |




Reference



1. C. C. Lee and M. P. Flynn, "A SAR-assisted two-stage pipeline ADC," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 859–869, Apr. 2011.








Back up slides




Solution1 for stage2



1. Bridge Capacitor Array








Solution2 for stage2



Hybrid DAC





Clock Buffer



